Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how can man build a MIM or Sandwich-Capacitor by oneself in Cad/Virtuoso

Status
Not open for further replies.

nnmate

Junior Member level 1
Joined
Nov 26, 2009
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ger
Activity points
1,415
It's a similar question to this one, https://www.edaboard.com/threads/13886/

but there would be asked with LEDIT.

Can some one share the exeperience once making those caps?

had already draw the layout. Don't know how to defince terminals and do LVS ...Extraction and LVS check are always failed.

Thx a lot
 

This depends rather much on the process used. If you have a process-specific PDK, it usually contains such caps and you could analyze their symbol and layout -- how it's done to match the LVS. Especially MIM caps may have a complex layout, and you often cannot see the proper I layer in layout - mostly identified by a special (non-physical) marking layer, s. your PDK doc.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top