Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How can i solve that that error?

Thread starter tryingsth
Start date Nov 29, 2012

Status: Not open for further replies.

Dec 15, 2012

#21

T

tryingsth

Junior Member level 2

And I want to ask sth else. To show processed image on a monitor which protocol must I use? VGA protocol , Serial Port protocol or sth else?

Dec 15, 2012

#22

T

TrickyDicky

Advanced Member level 7

It depends on the format of the monitor.

Dec 17, 2012

#23

T

tryingsth

Junior Member level 2

so, what should I do? That's mean it isn't a problem?

Status: Not open for further replies.

Similar threads

X
How do I interpret that Always_comb is inside of always_ff ?
- Started by Xenon02
- Jan 6, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to solve this issue of "No Hardware" in Quartus 13
- Started by MSAKARIM
- Sep 3, 2023
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Declaration of a constant that chooses among other constants of different sizes in vhdl
- Started by rafimiet
- Feb 2, 2023
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top