How can I identify path using Xilinx ISE 8.1i?

Status
Not open for further replies.
J

Jyotshna_Sharma

Newbie level 4
Joined
Jun 2, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
Could any one help me out in this problem..............

Here is the problem...........

I am having a Verilog desing having 5 modules ...instantiated one inside the other.
Now If I want to identify all the paths from the top module to the bottom module how can I do that using Xilinx ISE 8.1i

Note : The Identification of path is not going to be have any constraints..
 

Re: Identifying path

I am not sure how this can be done using Xilinx but I think you can do that in Design Compiler or any other ASIC synthesis tool

Thanks
Prasad.
 

Re: Identifying path

anssprasad said:
I am not sure how this can be done using Xilinx but I think you can do that in Design Compiler or any other ASIC synthesis tool

Thanks
Prasad.
Click to expand...

Thanks..
Could you please suggest the way u do that in DC...That might can help me ....
 

Re: Identifying path

rtl view may help you
 

Re: Identifying path

manish12 said:
rtl view may help you
Click to expand...

Thanx for the suggestion,
But looking into the rtl viewer will give me just 7-8 pages of gates...
and i might end up with having paths ....that can also me only false one.

If u have done that through rtl viewer then tell me the exact way towards the approach to solve such a problem
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…