airace
Member level 4
- Joined
- Sep 17, 2002
- Messages
- 69
- Helped
- 3
- Reputation
- 6
- Reaction score
- 3
- Trophy points
- 1,288
- Location
- Deep in a chip
- Activity points
- 508
analog layout considerations
Hi ppl...I just wanted a few tips for High speed analog layout considerations...I am laying out a 750Mhz LVDS....
apart from the common considerations like
1. no signal routing over MOS
2. separating noisy signal lines from sensitive nodes etc...
can any one give more..
...like there was one designer who was telling "common centroid is not
reccommended method for high speed analog lyt" (maybe b'cos it inc
RC-par)....
can anyone throw more light :roll:
thx,
Hi ppl...I just wanted a few tips for High speed analog layout considerations...I am laying out a 750Mhz LVDS....
apart from the common considerations like
1. no signal routing over MOS
2. separating noisy signal lines from sensitive nodes etc...
can any one give more..
...like there was one designer who was telling "common centroid is not
reccommended method for high speed analog lyt" (maybe b'cos it inc
RC-par)....
can anyone throw more light :roll:
thx,