Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help needed regarding synthesis!

Status
Not open for further replies.

sudheerprasad

Member level 2
Joined
Aug 25, 2009
Messages
45
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
india
Activity points
1,676
help regarding synthesis

hi all,
my library doesnt have a d-flip flop clear/preset signals,it only has a dff.
but to synthesize a design i need a flip-flop with clear/preset signals.
if i include a latch in my library can the synthesis tool synthsize a dff with preset/clear signals using the latch
 

amraldo

Advanced Member level 4
Joined
Aug 29, 2004
Messages
1,185
Helped
145
Reputation
290
Reaction score
40
Trophy points
1,328
Location
Egypt
Activity points
5,880
Re: help regarding synthesis

I have a question.
Will the synthesizer at this case use whatever is present in the library and add some combinational logic before to the DFF to simulate the preset and clear functionality. I find it logical.
Any comments?
--
Amr Ali
 

sudheerprasad

Member level 2
Joined
Aug 25, 2009
Messages
45
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
india
Activity points
1,676
Re: help regarding synthesis

can u send me the layout extracted spice netlist of the the dff with reset if it uses tsmc018,because i need to characterize at different voltages.
 

D Saurabh

Junior Member level 1
Joined
Jun 3, 2009
Messages
18
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,281
Location
Singapore
Activity points
1,396
help regarding synthesis

@amraldo: Yes, the synthesis tool will implement the logic as specified in RTL with whatever cells it has in the library. The tool does not alter the logic/functionality. If you run an equivalence check between the RTL and synthesized netlist, it will and should pass.
 

amraldo

Advanced Member level 4
Joined
Aug 29, 2004
Messages
1,185
Helped
145
Reputation
290
Reaction score
40
Trophy points
1,328
Location
Egypt
Activity points
5,880
help regarding synthesis

Then we can conclude that there is no need for the extra library.
--
Amr Ali
 

Syswip

Advanced Member level 4
Joined
Nov 11, 2009
Messages
119
Helped
12
Reputation
24
Reaction score
4
Trophy points
1,298
Activity points
1,859
Then we can conclude that there is no need for the extra library.

In this case you should design DFF using nand gates. And during synthesis you should set some timing paths to false.
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
Syswip said:
Then we can conclude that there is no need for the extra library.

In this case you should design DFF using nand gates. And during synthesis you should set some timing paths to false.



Hi can you elaborate on "false pathing"
i hope, synthesiszer will come up with some combo logic to obtain the functionality of s/r and dff,

i think u can dirctly try doing synthesis with what ever the lib cells are avialable.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top