Help Modeling Delay for a Nand Latch

Status
Not open for further replies.
U

underclocked

Newbie level 3
Joined
Oct 8, 2005
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Can anybody help me with the problem of modeling delay across a Nand or Nor latch using logical effort or any other methodology?
The normal straight forward approach does not give correct result.
A paper or book discussing the problem will be appreciated.
Thanks!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…