underclocked
Newbie level 3

Can anybody help me with the problem of modeling delay across a Nand or Nor latch using logical effort or any other methodology?
The normal straight forward approach does not give correct result.
A paper or book discussing the problem will be appreciated.
Thanks!
The normal straight forward approach does not give correct result.
A paper or book discussing the problem will be appreciated.
Thanks!