Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help Modeling Delay for a Nand Latch

Status
Not open for further replies.
U

underclocked

Newbie level 3
Newbie level 3
Joined
Oct 8, 2005
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Can anybody help me with the problem of modeling delay across a Nand or Nor latch using logical effort or any other methodology?
The normal straight forward approach does not give correct result.
A paper or book discussing the problem will be appreciated.
Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top