Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] GNU VHDL Test Banch Package

Status
Not open for further replies.
S

Sckoarn

Guest
GNU VHDL Test Bench Package

Hello everyone,
I tried to post up a link to this publication, but it seems i have to make two posts before I can post a link.

Is there any intrest in such a package, a VHDL Test Bench package?

opencores dot org / project , vhld_tb

I broke up the link so it can not be automatically identified, but will post up a full link once my posting quoata is fulfilled.

Sckoarn ;(
 
Last edited:

Re: GNU VHDL Test Bench Package

Now that I have replied to a couple question posts I have my posting quota.
Link provided below.

The VHDL Test Bench :: Overview :: OpenCores

This VHDL package is a collection of VHDL procedure calls that enable the user to create thier own stimulus script commands. The script (stimulus, control file), read by the package at the start of the simulation, is a simple text file. Changes to a script do not require the VHDL code to be recompiled. This system has been used on all major simulators as well as GHDL. The publication includes documentation and examples. I hope this can be found useful to some.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top