Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You might be talking about edge leakage, the "bird's
beak" in LOCOS or STI oxides are in effect a low
quality shunt FET with a high leakage floor and a
low subthreshold slope which can be an accuracy
detractor at very low currents (and made worse with
hot carrier injection or ionizing radiation effects).
This is omnipresent in straight stripe NMOS, whether
it is of an observable or important degree comes down
to cases (application, process technology, environment)
and it can be mitigated by layout or process means if
it's worthwhile.
I have never heard the "fringe conductance paths"
expression, though, to know if this is what's meant.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.