Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

fringe conductance in MOS transistors ?

Status
Not open for further replies.

cmos_ajay

Full Member level 2
Joined
Jan 30, 2007
Messages
123
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,224
What are fringe conductance paths in MOS transistors when you use them in a current mirror ?
Lets say you have a NMOS with (10/2) and ng = 4 .
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,027
Helped
2,054
Reputation
4,112
Reaction score
1,899
Trophy points
1,393
Location
USA
Activity points
56,314
You might be talking about edge leakage, the "bird's
beak" in LOCOS or STI oxides are in effect a low
quality shunt FET with a high leakage floor and a
low subthreshold slope which can be an accuracy
detractor at very low currents (and made worse with
hot carrier injection or ionizing radiation effects).

This is omnipresent in straight stripe NMOS, whether
it is of an observable or important degree comes down
to cases (application, process technology, environment)
and it can be mitigated by layout or process means if
it's worthwhile.

I have never heard the "fringe conductance paths"
expression, though, to know if this is what's meant.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top