1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
| -- in top
Chscp_ICON_inst : Chscp_ICON
port map(
CONTROL0 => chscp_VIO_top_ctrl,
CONTROL1 => chscp_ILA_module00_ctrl,
CONTROL2 => chscp_VIO_module01_ctrl,
CONTROL3 => chscp_ILA_module01_ctrl
);
Chscp_VIO_top_inst : Chscp_VIO_top
port map(
CONTROL => chscp_VIO_top_ctrl,
ASYNC_IN(31 downto 0) => BUILD_DATA_G, --size = 32
ASYNC_IN(63 downto 32) => VERSION_G, --size = 32
ASYNC_IN(95 downto 64) => AUTHOR_G, --size = 32
ASYNC_OUT(0) => rst_chscp_vio_top
);
-- in module00
Chscp_ILA_module00_inst : Chscp_ILA_module00
port map (
CONTROL => chscp_ILA_module00_ctrl,
CLK => clk100,
TRIG0(31 downto 0) => some_sig_00, --size = 32
TRIG0(32) => some_sig_01,
-- ...
TRIG1(31 downto 0) => some_sig_02, --size = 32
TRIG1(32) => some_sig_03,
-- ...
TRIG2(0) => some_sig_04,
-- ...
TRIG3(0) => chscp_ILA_module01_trigger_in
);
-- in module01
Chscp_VIO_module01_inst : Chscp_VIO_module01
port map(
CLK => clk100,
CONTROL => chscp_VIO_module01_ctrl,
ASYNC_IN(0) => some_sig_async_in_00,
ASYNC_IN(1) => some_sig_async_in_01,
ASYNC_IN(2) => some_sig_async_in_02,
-- ...
ASYNC_IN(16) => some_sig_async_in_16,
ASYNC_OUT(0) => some_sig_async_out_00,
SYNC_OUT(0) => some_sig_sync_out_00,
SYNC_OUT(1) => some_sig_sync_out_01,
SYNC_OUT(2) => some_sig_sync_out_02,
SYNC_OUT(12 downto 3) => some_sig_sync_out_12_03, --size = 10
SYNC_OUT(22 downto 13) => some_sig_sync_out_22_13, --size = 10
);,
Chscp_ILA_module01_inst : Chscp_ILA_module01
port map (
CONTROL => chscp_ILA_module01_ctrl,
CLK => clk100,
TRIG_OUT => Chscp_ILA_module01_trigger_o,
TRIG0(31 downto 0) => some_sig_00, --size = 32
TRIG0(32) => some_sig_01,
-- ...
TRIG1(31 downto 0) => some_sig_02, --size = 32
TRIG1(32) => some_sig_03,
-- ...
TRIG2(0) => some_sig_04,
-- ...
); |