for loop synthesizable r not in verilog?

sadhula_swetha · Jun 17, 2011

for loop is synthesizable or not?
if synthesizable means what is the hardware implemented 4 for loop and all other loops[while,do-while..]

FvM · Jun 17, 2011

It's synthesizable and often used to describe parallel structures. Nevertheless it's purpose is often misunderstood by beginners, who expect a for loop to create a sequence in time.

for loop synthesizable r not in verilog?

sadhula_swetha

Newbie level 1

FvM

Super Moderator

Similar threads

for loop synthesizable r not in verilog?

sadhula_swetha

Newbie level 1

FvM

Super Moderator

Similar threads

Privacy & Transparency

Privacy & Transparency