Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Floating gates in PEX netlist

Status
Not open for further replies.

ICLAY

Junior Member level 1
Joined
Jul 14, 2020
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
96
Hi all,

I am trying to extract R (RCCW) for all nets,
what I get is some nets are floating and 0.0 extractions for it

Can I know why?

Thanks
 

What is "0.0 extractions for it"?
No parasitic resistors extracted for floating nets?

I think it's normal for extraction tool not to generate parasitic resistors on floating nets.
I think it generates parasitic resistors only on "design" nets, that have ports and /or devices connected to them.

The primary root cause of the problem (if this is a problem) are floating nets.
DIdb you try to find out - are these real design nets, or real floating nets?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top