Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

flipped voltage follower

Status
Not open for further replies.

jutek

Full Member level 4
Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
hello

how to make the flipped voltage follower with nmos input gain close to 1?

the opposite one, from the picture gives me 1V/V gain and with nmos input gives me about 0.7V/V I want to build complementary buffer with that.

regards

the picture is here:
 

tsb_nph

Full Member level 2
Full Member level 2
Joined
Mar 9, 2005
Messages
125
Helped
23
Reputation
46
Reaction score
5
Trophy points
1,298
Location
USA
Activity points
2,820
flipped-voltage-follower

Hi,
You can go through the following slides :

**broken link removed**

In slides 21 and later, rail-to-rail output buffer stages are described using flipped voltage follower
(using both NMOS and PMOS).
Hope that helps..

Bharath
 

jutek

Full Member level 4
Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
flipped-volatge-follower

hi, thanks for the paper


unfortunately i can't find the mistake, the buffer's gain is still far from 1.

maybe it's not suitable for low 1.3V supplies? the fact is it attenuates input voltage.

did someone design this buffer?

regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top