Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Setup violation means not enought time for the data to respect the setup condition relative to the next clock edge.
If the delay due to the two inverters + routing is less than the delay due to the buffer, yes that could help to fix the setup violation.
Hi newebu,
Setup violation means due to greater delay in datapath,data cannot get set on the input of second flip flop when clk arrives (posedge or negedge) on its clk terminal.Hence for its removal you need to decrease the data path delay or inrease the clock path delay.So if delay of 2 inverters is less than buffer it can fix or decreasing the clock frequency also works.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
