Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fixing setup violation

Status
Not open for further replies.

newebu

Newbie level 5
Newbie level 5
Joined
Mar 11, 2014
Messages
10
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Visit site
Activity points
70
Hi,
Is it true that replacing buffer with 2 inverter in datapath can fix setup violation ? If so please clarify
 

Setup violation means not enought time for the data to respect the setup condition relative to the next clock edge.
If the delay due to the two inverters + routing is less than the delay due to the buffer, yes that could help to fix the setup violation.
 

Hi newebu,
Setup violation means due to greater delay in datapath,data cannot get set on the input of second flip flop when clk arrives (posedge or negedge) on its clk terminal.Hence for its removal you need to decrease the data path delay or inrease the clock path delay.So if delay of 2 inverters is less than buffer it can fix or decreasing the clock frequency also works.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top