Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Finger Gate Techniques

Status
Not open for further replies.
Hello

as you know, the technology parameter vary with the distance in the same wafer and even in the same the same die area. to average this variation we need to use what is called "transistor matching". to implement the matching between at least two transistors we need to subdivide the single transistor in to multiple transistors minimum of two (number of finger is 2), the higher finger number will give better matching but more layout complex. one have to care that also some of the physical properties of the transistors will change with the fingering even through you keep the same actual ratio, like the drain resistance and the parasitic capacitors.

I highly recommend you to read this book "The art of layout design" , read the CMOS chapter and you will get full idea about it.
 

by fingering of transistor we can reduce the drain capacitance & gate resistance...
 

the gate capacitance will increase but the resistance will decrease
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top