Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Find maximum frequency at quartus

Status
Not open for further replies.

abd_elhamid_

Newbie level 6
Joined
Apr 9, 2015
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
69
I want to know the different (meaning) between the following two parts and how can I find them in quartus through timing analysis
i. The maximum internal clock frequency (clock for registered operation).
ii. The maximum frequency of variation of the input data.


Thanks
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,655
Helped
1,774
Reputation
3,556
Reaction score
1,724
Trophy points
1,393
Location
USA
Activity points
57,834
I believe under some clock tab in the STA tool it has a rundown on the maximum frequencies of all clocks, i.e. the clock frequency that results in 0 slack for the existing timing constraints. If you don't have timing constraints I thought the tool gave the maximum attainable frequency for the design.

Not sure about the input data one. If it's anything like Xilinx tools you can force the tools to report a datasheet report i.e. an I/O timing report and figure it out from there. If you want a specific I/O timing relationship then you should use constraints.
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,025
Helped
2,058
Reputation
4,133
Reaction score
2,010
Trophy points
1,393
Activity points
38,609
The easiest way to get the Fmax for your clock, just remove your timing contraints, or overconstrain your clock, and check the timequest report. With no timing constraints, it will auto-constrain any signal it thinks is a clock to 1000Mhz, and give you the fmax based on the slow (high temp) and fast (low temp) models - you want the high temp number.

The max frequency of variation of the input data will be the same as your clock?

This all assumes your design is completly synchronous. Timequest cannot work on asynchronous data paths without a lot of timing constraints.

- - - Updated - - -

The easiest way to get the Fmax for your clock, just remove your timing contraints, or overconstrain your clock, and check the timequest report. With no timing constraints, it will auto-constrain any signal it thinks is a clock to 1000Mhz, and give you the fmax based on the slow (high temp) and fast (low temp) models - you want the high temp number.

The max frequency of variation of the input data will be the same as your clock?

This all assumes your design is completly synchronous. Timequest cannot work on asynchronous data paths without a lot of timing constraints.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top