Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For some reason I have to adopt the structure below to provide the ESD path from vdd to vss.however, I don't know how to choose the value for R and C. If the size of the NMOS changes, how does it influence the ESD ability?