Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

EMC/EMI/EFT issues in logic level

Status
Not open for further replies.

ymli

Member level 2
Joined
May 10, 2001
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
313
emi problems

Hi,

Is there any guidance to avoid EMC/EMI/EFT problem in logic level, ex:
when developping the RTL verilog code.

Thanks
 

eda_wiz

Advanced Member level 2
Joined
Nov 7, 2001
Messages
653
Helped
58
Reputation
116
Reaction score
29
Trophy points
1,308
Activity points
6,195
eft emc

EMC\EMI problems appear in the board level or in the layout level of RFICs . and can prevented only in that level .SO As far as i know There are no verilog Coding guidelines for avoiding EMC.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top