I am trying to synthesize a sequential circuit. Suppose the design has two outputs (out1, out2). I want to define different timing constraints for each of the outputs. By this, I mean for example to put timing constraint 0.5 for all the paths that lead to out1 and timing constraint 0.75 for all the paths that lead to out2. Following you can see my Verilog design: