Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

designing in Subthreshold region

Status
Not open for further replies.

rishabh_31ec

Member level 1
Joined
Sep 13, 2013
Messages
36
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Activity points
1,546
Hi, I am designing Opamp for Sub-Threshold region. I am designing first stage and when I have simulated it in cadence I found that current mirror copies the current exactly however it is in subthreshold region.
I am doubtful regarding this whether current mirror perform its duty exactly whether it is in SATURATION or SUBTHRESHOLD region.
 

If your technology channel length modulation factor is quite low and Vds on your current mirror transistors are high enough and almost the same You are not able to see any difference in typical dc simulation.

Post your technology, which model You are use and some details about this mirror (simple, degenerated, cascoded, etc.).
 

... whether it is in SATURATION or SUBTHRESHOLD region.

SUBTHRESHOLD is not a region, but an operation mode. A MOSFET can be operated in SUBTHRESHOLD mode (Vgs < vth) and simultaneously in SATURATION region (Vds > Vds,sat).
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top