Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design Verification of Protocols

Status
Not open for further replies.
S

smashash147

Newbie level 4
Joined
Feb 9, 2012
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bangalore India
Activity points
1,321
Hi All,
I would like to know what are the things to be kept in mind while developing s testbench for verification of a Protocol using
Specman-e such as the use of temporals etc etc....................
 

express the protocol as assertions and verify they pass
 

Yes, temporal or whatever way that fully describes the protocol
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top