Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design rule constrains set_max_transition and set_max_capac

Status
Not open for further replies.

incisive

Member level 4
Joined
Jul 22, 2005
Messages
77
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,798
set_max_transition

Typical Design rule constrains are

Set_max_fanout and set_max_transition
or
Set_max_fanout and set_max_capacitance
or
But not both i.e set_max_transition and set_max_capacitance. Why is this. Can any one please explain?

Thanks & Regards

Added after 5 hours 44 minutes:

I Have one more q, i.e

Do not use cell names for path endpoints when the cell is a JK flip-flop or a multiplexed flip-flop. why is it required?

Thanks & Regards
 

set_max_capacitance

From two u can extract other, thats why no need to specify third. Second question i didnt get
Sumit
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top