Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design for testability in ASIC/IC devlopment

Not open for further replies.


Newbie level 5
Jun 21, 2015
Reaction score
Trophy points
Activity points
what is the difference between scan insertion and scan synthesis during inserting dft(desing for testbility) in my design? be as brief as possible?

I think they are the same. Both refer to the process of replacing normal flops by scan flops of gate level netlist.

No, I had consider that point but that isn't correct. They both are different. But how is the question?

I also had the impression that both are the same. The tool replaces a normal FF, inserts a scan-FF and then produces a new netlist.
No, I had consider that point but that isn't correct. They both are different.
Can you please explain why that is not correct?

Ya sure,
Now consider what is synthesis:
Synthesis = Translate + Optimize + Mapping
whats is insertion?
Insertion = Translate

I thought we were talking about scan insertion and scan synthesis in particular. Not something in general.

scan insertion is something which is an obsolete idea when the tools didn't handle scan during normal synthesis. One used to synthesize the Verilog netlist with non-scannable flops. then the flops were replaced by their scan versions (scan insertion)...and connect the scan_in,scan_en etc. This was older way of things. these days the tools take in scan-flops and do the optimization which is scan synthesis ( optimizing the scan chain also along with the logic). scan insertion is an older and obsolete concept.
Thank you for your effort, it helped me.

can you please give an example of what optimization really happens? just an example which can clear my idea.

one optimization is how the scan is stitched in such a way that the timing is met. You can connect scan chain for flop A-> B -> C or C->B-> of them will be better for placement or timing. The tool optimizes for the placement and timing. logic optimization. ...suppose Q is connected to sin of the can as well use the logic after Q and take the signal which is derived from Q into the sin so that hold buffers are not added and you can use the logic itself to take care of the hold ...there are others but in simple terms scan is treated like any other signal and optimized....
Not open for further replies.

Part and Inventory Search

Welcome to