Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
usually from 90nm & below, you should take into account the leakage problem , as now , gate may hold significant current , more advanced technologies like 45nm may take that into account by using high K material