Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design challanges in 90nm

Status
Not open for further replies.

Sadegh.j

Advanced Member level 3
Joined
Nov 29, 2006
Messages
754
Helped
48
Reputation
98
Reaction score
15
Trophy points
1,298
Activity points
5,596
Hey

Does anyone know about some design challenges in 90nm, or can give me a reference to read about it?
 

ashish_chauhan

Full Member level 5
Joined
Sep 2, 2007
Messages
266
Helped
48
Reputation
96
Reaction score
9
Trophy points
1,298
Activity points
2,674
Visit Cadence and Mentorgraphics site ... there you can get some very good reference and papers.
 

RFDE

Junior Member level 3
Joined
Dec 19, 2007
Messages
31
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,438
usually from 90nm & below, you should take into account the leakage problem , as now , gate may hold significant current , more advanced technologies like 45nm may take that into account by using high K material
 

Sadegh.j

Advanced Member level 3
Joined
Nov 29, 2006
Messages
754
Helped
48
Reputation
98
Reaction score
15
Trophy points
1,298
Activity points
5,596
HI RFDE

Do you have any references?

Thanks
 

jecyhale

Advanced Member level 1
Joined
Feb 19, 2008
Messages
403
Helped
54
Reputation
108
Reaction score
8
Trophy points
1,298
Location
China
Activity points
3,001
Sadegh.j said:
Hey

Does anyone know about some design challenges in 90nm, or can give me a reference to read about it?

The leakage current should be the most critical challenge.
Because the current consumation will be increase obviously.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top