Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set up time:is the min time the input should be stable before the clock triggers.
and hold time after the clock.this is what i understand.if more information go throegh wayne wolf.he discussed well with D-latch.
Setup and hold times are restrictions that a flip-flop places on combinational and sequential cirtuitry that drives a flip-flop D input. The circuit must be designed so that the D flip flop input signal arrives at least Ts time units before the clock edge and does not change until at least Th time units after the clock edge. If either of these restrictions are violated for any of the flip-flops in the circuit, the circuit will not operate correctly.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
