DDS frequency synthesizer

Similar threads

• S

  can one input clock port be connected to two MMCM for different frequency out?

  • Started by skyworld_cy
  • Dec 22, 2022
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• N

  Frequency Divider from Counter module - verilog

  • Started by natdon11
  • Mar 11, 2022
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  Trying to build a basic synthesizer in Vivado using a COE file generated from MATLAB.

  • Started by slopez
  • Oct 24, 2021
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  VHDL errror for real, std_logic_vector for sine value in DDS

  • Started by sangitacp93
  • Jun 3, 2020
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• J

  Frequency counter and displaying output in 3 BCD outputs

  • Started by john_cooper
  • Nov 19, 2020
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design