Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC : constraining for area

Status
Not open for further replies.

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
453
Helped
58
Reputation
116
Reaction score
25
Trophy points
1,308
Activity points
4,420
Hi,
I've a question regarding constraining a design for area instead of timing using design compiler. I've given 'set_max_area' set to a value of 0 to get the minimum area. but, obviously, the design will consume some area. so, when i try to read the reports, it says that the constraint is violated by so much of area. so, whats the solution for this ?

do i iteratively change the design constraint to the value shown in the report and run incremental mapping? is this the usual procedure ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top