Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Creating Timing Model in Astro

Status
Not open for further replies.

cbear81

Newbie level 1
Joined
Aug 16, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
clf file astro

Hi,

I need to generate a two level hierarchical design (chip + block) in Astro. After place and route is complete for the low level block, I need to generate a timing (TIM) view by creating CLF. After setting up the timing I generate the CLF using 'astTimingModel'.

However, I noticed that the input delays are missing from the CLF file. The CLF does contain the output delays (relative to the clock in the form of defineTimeTLU), as well as port capacitance (definePortCapacitance). The lack of input delay information is causing timing violations at the top level.

Am I missing any steps to generate the timing model in Astro?

Also, do I need to use a Hierarchial Timing View (HTV)?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top