Convert Virtuouso Technology file into Synopsys Technology

Similar threads

• P

  How does lower technology affects PPA, routing and congestion ? And how does multi patterning affects routing and congestion ?

  • Started by porki_huccha_venkat
  • Nov 30, 2023
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• P

  SDC file

  • Started by prajapati_
  • Wednesday at 12:54 PM
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• K

  [SOLVED] Synthesis using Synopsys Design Compiler of Verilog Encrypted Source Code File (.vp file) that was generated using Synopsys VCS

  • Started by Kyrillos Magdi
  • May 7, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• J

  Synopsys IC Compiler Verilog Parser Error

  • Started by jastor1329
  • Nov 1, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• X

  parsing error when read library model in synopsys tmax

  • Started by xiaoqi
  • Dec 29, 2023
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)