Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

connect Virtex-5 Fpga to TMS320C6474 DSP via RapidIO,SRIO...

Status
Not open for further replies.

a.nemati

Newbie level 1
Joined
Apr 8, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
tms320c6474

hello

I want to connect Virtex-5 Fpga to TMS320C6474 DSP via RapidIO,SRIO and
AIF . Can you guide me.
I think that in schematic onle a CAP 0.1F seri is sufficient. Is it true?
How can I design the schematic?
RapidIO in Virtex-5 has several standards.

thenks
 

dsp srio

Hi,

The physical interface is not particular difficult, but you will need to purchase the Xilinx SRIO IP-Core and implement that, etc.

A number of companies have already done that and it might be more cost-effective to contract such experts. We haev NOT connected to a 'C6474, but to other TI DSPs

Rgds

Flemming
www.sundance.com
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top