Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

comparator simulation problem

Status
Not open for further replies.

lhlbluesky

Banned
Joined
Mar 30, 2007
Messages
558
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Location
china
Activity points
0
i'm designing a dynamic latched comparator,when latch=1,reset;when latch=1,work

when i set latch=0,and give a pulse or pwl stimulus in one end (the other end to a fixed level),it works well.

however,when i give a clock pulse and a input pulse stimulis together,the output don't
change with the input pulse,it's just like that i give a individual input value only ,not a pulse or pwl ,i don't know why.

please help me ,thanks first
 

klug

Advanced Member level 1
Joined
Jul 4, 2002
Messages
476
Helped
12
Reputation
24
Reaction score
7
Trophy points
1,298
Activity points
4,382
User "siskam" wrongly posted reply in report sistem. I quote it here for you:

siskam said:
Hi! I simulated comparator too (in the Protel 99). Did you used pull-up resistor on the output of the IC? Try trim its value (cca 10k Ohm @ 5V supply). Some IC need by-pass capacity (10x pF) from output to input (+) parallel to resistor. Try change a rise and fall time in signal generator in the simulation system setup. Martin
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top