Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cmos10lpe - how can i correct ERC errors ?

Status
Not open for further replies.

maioi

Newbie level 3
Joined
Aug 18, 2006
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,323
cmos10lpe process

Hello,

I'm using cmos10lpe (IBM kit), and i tried the layout of a single nfet, i put pins on each terminal, and subc on the substrate terminal, i have a clean lvs BUT with two ERC errors saying:
-Floating_sub: Substrate regions must connect to last metal in Cell or Chip
-Floating_sub2: Substrate regions must connect to GROUND net

I don't understand these errors, it seems it doesn't see the substrate tap in the layout ( i already put a tap)

can anyone help me please? how can i correct these ERC errors?

Thanks in advance.
 

cmos10lpe

Did you connect the substrate tap by metal1 ?
Is this net named GROUND ?
 

Re: cmos10lpe

I just put the substrate tap, named sub and it is not connected to ground,
but anyways i tried to connect it to ground in schematic and layout i found the same ERC error
 

Re: cmos10lpe

maioi said:
... i tried to connect ??? it to ground
in schematic and layout i found the same ERC error
Sub-tap contact by metal1 ? Name of this net? Also, check your ERC rules' setUp!

I suspect without an image of your schematic & layout we can't help you.
 

cmos10lpe

what is last metal? Metal1 or top most?
 

cmos10lpe

Last in the process: the top most.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top