UMC 0.18um erc error

[wang wang]

HI, everyone
I'm using an RNPPO_MM resistor in my circuit. This resistor has three terminals. I've connected the bulk to VDD. In the layout, I folded the resistor and I've used an N_TAP guard ring to surround them, then I've ensured that the resistors' n-well are connected to the guard ring. I've passed DRC and LVS, but I'm encountering some errors in ERC.Please tell me if there is anything wrong with this connection.

 

[k_90]

have you checked you pwr/gnd naming in the tool?

 

[wang wang]

have you checked you pwr/gnd naming in the tool?

I have confirmed that the issue is most likely not caused by the resistors or power name. The circuit I designed is a bandgap voltage reference, and it seems that the n-well of the BJT in the circuit is causing this error.

 

[dustin76]

I have confirmed that the issue is most likely not caused by the resistors or power name. The circuit I designed is a bandgap voltage reference, and it seems that the n-well of the BJT in the circuit is causing this error.

I guess the BJT you used in BGR is PNP, so the NW of the base is connected to VSS. But NW should be connected to VDD generally
so is highlighted by ERC.
Some of the ERC errors are just remind you to confirm the physical connections are what you want and could be waived.