Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMOS gates usually limited to four

Status
Not open for further replies.

amitabh262002

Member level 2
Joined
Jul 24, 2007
Messages
50
Helped
7
Reputation
14
Reaction score
6
Trophy points
1,288
Activity points
1,671
Why is the number of gate inputs to CMOS gates (e.g. NAND or NOR gates)
usually limited to four
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
it is not a convention but it generally depends on a trade off between the noise margin and the number of inputs....
 

ameed

Advanced Member level 4
Joined
Jun 28, 2007
Messages
107
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Location
INDIA
Activity points
1,931
hi all,

your question is so much:idea:

it is not a convention but it generally depends on a trade off between the noise

margin and the number of inputs:!:

thanx......
 

lijianheng

Full Member level 2
Joined
Sep 29, 2006
Messages
125
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,826
Maybe for speed and drive consideration
 

pichuang

Newbie level 6
Joined
Apr 6, 2006
Messages
14
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,413
Hi,

The number of gate inputs to CMOS gates is usually limited to four for both sizing and delay factors.

Lets look at the simplest NOR gate (complementary logic) as an example. it is essentially 4 PMOS in series and 4 NMOS in parallel.
Now, the more transistors you have, the more capacitance they introduce, and hence the longer delay. To offset this, designers will have to increase the transistor sizes. However, when you size up the transistors , 4 PMOS in series uses up A LOT of precious chip area.

Most importantly, it will still be slow even with the sizing. Thats why designers often limit the number of gates to 3.

P.S. The NOR gates i am talking about here is in its simplest form, in practice the design is often much more complicated (for better noise handling, etc reasons. )
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top