clock tree synthesis

[manikanta.9332]

Hai all,


At cts stage we are adding clock buffers then we have may have a chance of congestion then how we can face that problem?

and by adding that buffers we have any Power problems? how can over come that problems?

Thanks...