Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

check for register modification - fpga implementation

Status
Not open for further replies.

jtonfat

Newbie level 4
Joined
Dec 16, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,318
hi,

I'm trying to make a logic that activated a bit when a a register value change. I will use this with a register bank(32 of 32bits).

My first attempt was to copy the register to another register and at each clock compare the value of both, but this consume lots of area.

Another idea i had, was to calculate the parity bit of each register and only register that bit then compare it with the actual.
I don't know if this would work.

Any with other idea??

Thanks,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top