Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Challenging MOS Amplifier

Status
Not open for further replies.

ilovepda

Newbie level 2
Joined
Mar 3, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
mos amplifaer

Hi All,

I've got the following specs for the design of source follower. I've been tryin it for last several days but unable to meet the specs. Please try and help with this. I'm using tsmc library

Technology Details:

Lmin = 350nm
Vdd=3.3V

Specs
Output Impedance=100Ω

Load capacitance = 500f Farads

Voltage Swing >=2.5V

Unity gain Bandwidth >= 800MHz

Small signal input is fed from a 1 farad capacitor

PS: I'm still not clear what does unity gain b/w for common drain mean as the gain is always less than unity. Please help me guys.
 

mos amplifier

ilovepda said:
PS: I'm still not clear what does unity gain b/w for common drain mean as the gain is always less than unity.
The gain vs. frequency curve of a common drain circuit (always a bit less than 0dB) also will somewhere start to decline with -6dB/octave (= -20dB/decade). If you prolong this decline left-upwards (i.e. to lower frequencies), its intercept point with the 0dB line is the unity gain b/w (or fT, the transit frequency) of the circuit.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top