Capacitor bank pex in sar adc

Status
Not open for further replies.
A

Amr.Ibrahim

Newbie level 4
Joined
Dec 24, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
40
Hello All,

I am designing 12 bits asynchronous sar adc 10Mhz sampling frequency and I am done with the layout and it works good with pex but C only (I mean that I extract only capacitor not resistance) but when I tried to extract RC pex the enob became worse about 2 bit less so I am asking what will affect my enob I mean these resistors added by extraction or what?

Thanks in advance.
Regards,
Amr
 

Amr.Ibrahim said:
... when I tried to extract RC pex the enob became worse about 2 bit less so I am asking what will affect my enob I mean these resistors added by extraction ...?
Click to expand...

May be RC delay effects. Did you try and sample with a lower frequency? Try with 1 MHz e.g. and compare ENOB.
 

erikl said:
May be RC delay effects. Did you try and sample with a lower frequency? Try with 1 MHz e.g. and compare ENOB.
Click to expand...


I didn't try to reduce the frequency but ok I will try. I plot the input of the comparator and I saw that it settled correctly so I think it is not settling issue.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…