Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Capacitor bank pex in sar adc

Status
Not open for further replies.

Amr.Ibrahim

Newbie level 4
Joined
Dec 24, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
40
Hello All,

I am designing 12 bits asynchronous sar adc 10Mhz sampling frequency and I am done with the layout and it works good with pex but C only (I mean that I extract only capacitor not resistance) but when I tried to extract RC pex the enob became worse about 2 bit less so I am asking what will affect my enob I mean these resistors added by extraction or what?

Thanks in advance.
Regards,
Amr
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,689
Reputation
5,358
Reaction score
2,291
Trophy points
1,393
Location
Germany
Activity points
44,163
... when I tried to extract RC pex the enob became worse about 2 bit less so I am asking what will affect my enob I mean these resistors added by extraction ...?

May be RC delay effects. Did you try and sample with a lower frequency? Try with 1 MHz e.g. and compare ENOB.
 

Amr.Ibrahim

Newbie level 4
Joined
Dec 24, 2014
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
40
May be RC delay effects. Did you try and sample with a lower frequency? Try with 1 MHz e.g. and compare ENOB.


I didn't try to reduce the frequency but ok I will try. I plot the input of the comparator and I saw that it settled correctly so I think it is not settling issue.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top