T5400
Member level 1
- Joined
- Jan 24, 2013
- Messages
- 34
- Helped
- 11
- Reputation
- 22
- Reaction score
- 11
- Trophy points
- 1,288
- Activity points
- 1,536
Hi
i have some question about cadstar that not find anser
1-) in Schematic for assing net route code
need to go net -> propriety -> net -> then change net code in pull down menu
did it have any other way to make that and permit edit many at once ? (like for attribue whit attibut editor)
2-) for Generate Gerber whit batch process
any way to got output file match desing file or other Feild
in other word each time i generate gerber for a new design it
overrite last one so that may dagerous to screw files ..
or keep one .ppf file for each design that also error prone
(i look for generate the .ppf by report genrator but must have better/simpler way ?)
3-) i read a ton of post about vanising via issue and idea to let it whit small section of trace
but did since recent year did have any other solution comming ?
that very annoying since i use lot of via on copper pour and themal pad of QFN
and even fixed it varnish , cannot belive someting so simple as put multi via on a same templace
was not handele right ? (and possibility add free via then add a net to it)
4-) any way to set placememt goup attribue in sheamtic (used for replicate placement)
on pcb it easy to select part -> attribut editor -> then back anotation in SCH
if try to do same on schematic (select part then attribut editor)
i not find any o the attribue that replicate placement handel ?
Best regard
Marc L.
i have some question about cadstar that not find anser
1-) in Schematic for assing net route code
need to go net -> propriety -> net -> then change net code in pull down menu
did it have any other way to make that and permit edit many at once ? (like for attribue whit attibut editor)
2-) for Generate Gerber whit batch process
any way to got output file match desing file or other Feild
in other word each time i generate gerber for a new design it
overrite last one so that may dagerous to screw files ..
or keep one .ppf file for each design that also error prone
(i look for generate the .ppf by report genrator but must have better/simpler way ?)
3-) i read a ton of post about vanising via issue and idea to let it whit small section of trace
but did since recent year did have any other solution comming ?
that very annoying since i use lot of via on copper pour and themal pad of QFN
and even fixed it varnish , cannot belive someting so simple as put multi via on a same templace
was not handele right ? (and possibility add free via then add a net to it)
4-) any way to set placememt goup attribue in sheamtic (used for replicate placement)
on pcb it easy to select part -> attribut editor -> then back anotation in SCH
if try to do same on schematic (select part then attribut editor)
i not find any o the attribue that replicate placement handel ?
Best regard
Marc L.