Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

braodside pattern timing from fastscan --- urgent

Status
Not open for further replies.

manu_leo

Member level 1
Joined
Dec 1, 2005
Messages
40
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
bangalore
Activity points
1,573
Hello,
Iam using fastscan for TDF pattern generation, i have generated only one pattern,and verilog testbench for that pattern. I have simulated that pattern using vcs. I have 3972 scan cells in the longest scan chain.the TDF pattern is broadside pattern.
Can any body tell me the exact time at which launch and capture takes place. if slow cylae is 50ns and launch and capture takes place at 10ns each

THANKS IN ADVANCE
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top