Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] ATPG tool that takes transistor level spice netlist as an input.

Status
Not open for further replies.

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
162
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,324
I need an ATPG tool to generate delay fault test vectors but I have transistor level spice netlist and transistor BSIM 4 model, I need to use these files as an input.

I found out that Tetramax is a good tool but it only takes HDL netlist. Is there any tool which uses the spice netlist as an input?
 

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
162
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,324
After doing quite a bit research- I found that there is no commercial tool that does this. All ATPG work at boolean logic level. Research is going on to make it work at transistor level but no commercial tools.

Closing this thread. If anyone finds out any tool that works with transistor level spice netlist- let me know by private message and I will re-open this thread to share with all!

Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top