Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It is not only the signal speed that can cause problems but also the rise time (Tr) os the signal.
---------- Post added at 08:34 ---------- Previous post was at 08:33 ----------
Some interesting reading and links.
"Electromagnetic Compatability Engineering" Henry Ott ISBN798-470-18930-6
"High-Speed Digital Design" Howard Johnson & Martin Graham ISBN 0-13-395724-1
"Right The First Time" Lee W. Ritchey Free Download Right the First Time
Henry Ott Consultants
Tech Tips
The EMC Compliance Club
A source of some excellent articles by Keith Armstrong and others, including a few articles on shielding audio equipement
EMC Information Centre - The EMC Journal (Free in the UK)
Signal Integrity Sites
beTheSignal.com **broken link removed**
Speeding Edge consultants specialize in high-speed PCB and system design disciplines
A simple presentation of some of the Issues.
**broken link removed**
And one of my favorites:
Especially number one, regarding clocks, which will apeal to all those that instead of using the
clock or crystal next to a device on a board, add a seperate board with long leads to achieve low jitter.
The 10 Best Ways to Maximize Emission from Your Product
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
