Hi,guy
I want to ask a question about clock tree. If clock2 is divide by clock1 which is the port clock, and how to clock tree synthesis about the clock2??
hi,
in current flow, normally CTGen will synthesize clock2 tree as clock1, but if you specify that clock1 is sync with clock2 in your clock definition file, they will be balanced .