Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ASIC design RTL to GDS II

Status
Not open for further replies.

venkatreddydec30

Newbie level 5
Joined
Dec 10, 2008
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,377
rtl to gds

Hi everybody !
I am doing an ASIC project, I have RTL coded that and got Synthesized netlist using MGC tools.
Now I have MMI SUE and MAX. I am facing difficulty in interfacing these two even though MMI has 'ediftosue' and 'verilog_to_sue' scripts.

Is there some source which explains each and every step in the asic-flow (better with an example) and various alternatives(tools) for each step in the flow.

I will be very thankful if some one help me
Regards
Venkat
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top