Architectural issues in ASIC processor design

Status
Not open for further replies.
S

senmerida

Junior Member level 3
Joined
Oct 15, 2011
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,438
What are the Architectural issues in FPGA and ASIC processor design and what are the factors affecting timing and performance of ASIC processors?
 

my question is general., whether its an architectural design or an RTL design.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…