Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
u can use "after 10ms" if u r interested only in simulating ur design, bcz its not synthesizable. Else u may need to write a code either using counter of shift reg to generate particular delay with respect to clock.
I can't understand the question..
I mean VHDL is not a programming language..
Think what you wanna do in terms of flip-flops and memory and then write..
If you wanna do something after 10ms, you need to instanziate a counter that trigger after 10ms and use the counter value to start your event.
If you are asking in hardware point of view then this is the answer.
There is no instruction in any HDL to get a specified delay from hardware.
To get a specified delay you need to use a counter in your code. From that you have to calculate the counter value with reference to your clock period.