Hi Everybody,
I have to design AER(address Event Representative protocol) in Vhdl for neural network application, I have done the code but i am not sure whether it is correct..I need everybodys help please help me. i have enclosed the paper and the code, and another thing is we are not implementing the CAM unit
Hi everyone,
Instead of cam block we are using ROM and we are storing the value and reading from it....the problem we are facing is that when clock is high it is reading all the value..we are unable to read the value at different clock meaning we are finding difficult to find write the pgm parallel. please help me...please help me