Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Stuck at test is done at lower frequencies(10-50 MHz). It detects stuck at faults means a particular line is stuck to ground or VDD and opens and shorts in circuits. Transition test is done at speed (actual operating frequency of design). It detect transtion vilations. In lower technolgy node nets are sitting very close. This can lead to crosstalk in the design. Crosstalk increases signal delay, can causes transition violation that can't be detect at lower frequencies. Hence can not be detected in stuck at test.